3D Stacked Transistors: Improving area by building upward

The pursuit of increased performance and transistor density will be realized not just by making transistors smaller, but also through novel designs and structures. Intel Component Research Engineer, Marko Radosavljevic, uses augmented reality to walk through several years of Intel breakthroughs demonstrating the development of 3D stacking techniques that will be able to reduce a chip’s logic footprint.